翻訳と辞書
Words near each other
・ NEC Group
・ NEC HYDRAstor
・ NEC Karuizawa 72
・ NEC N343i
・ NEC PC-100
・ NEC PC-6001
・ NEC PC-9801
・ Nec pluribus impar
・ NEC Red Rockets
・ NEC RISCstation
・ NEC Shun-Ei
・ NEC Soft
・ NEC Supertower
・ NEC SX architecture
・ NEC SX-6
NEC SX-8
・ NEC SX-9
・ NEC SX-ACE
・ Nec Temere, Nec Timide
・ NEC UltraLite
・ NEC Unified Solutions
・ NEC V20
・ NEC V25
・ NEC V60
・ Nec vi, nec clam, nec precario
・ NEC World Series of Golf
・ NEC µPD7220
・ NEC µPD7720
・ NECA
・ Neca (footballer)


Dictionary Lists
翻訳と辞書 辞書検索 [ 開発暫定版 ]
スポンサード リンク

NEC SX-8 : ウィキペディア英語版
NEC SX-8
The SX-8 is a supercomputer built by NEC Corporation. The SX-8 Series implements an eight-way SMP system in a compact node module and uses an enhanced version of the single chip vector processor that was introduced with the SX-6. The NEC SX-8 processors run at 2 GHz for vectors and 1 GHz for scalar operations. The SX-8 CPU operates at 16 GFLOPS and can address up to 128 GB of memory. Up to 8 CPUs may be used in a single node, and a complete system may have up to 512 nodes. The SX-8 series ranges from the single-CPU SX-8b system to the SX-8/4096M512, with 512 nodes, 4,096 CPUs, and a peak performance of 65 TFLOPS. There is up to 512 GB/s bandwidth per node (64 GB/s per processor). The SX-8 runs SUPER-UX, a Unix-like operating system developed by NEC.
The first production SX-8 was installed at the UK Met Office in early 2005.〔(【引用サイトリンク】 publisher = Met Office )〕 In October 2006, an upgraded SX-8 was announced, the SX-8R. The NEC SX-8R processors run at 2.2 GHz for vectors and 1.1 GHz for scalar operations. The SX-8R can process double the amount of vector operations per clock compared to the SX-8. The SX-8R CPU has a peak vector performance 35.2 GFLOPS (10% frequency increase and double the number of vector operations) and can address up to 256 GB of memory in a single node (up from 128 GB).
The French national meteorological service, Météo-France, rents a SX-8R for 3.7 million euros a year.
==NEC Published Product Highlights==

*16 GFLOPS peak vector performance, with eight operations per clock running at 2 GHz or 0.5 ns (1 GHz for scalar)
*88 million transistors per CPU, 1.0 V, 8,210 pins (1,923 signal pins)〔(''LSI and Circuit Technologies for the SX-8 Supercomputer'' ) Jun INASAKA, Toshio TANAHASHI, Hideaki KOBAYASHI, Toshihiro KATOH, Mikihiro KAJITA, Naoya NAKAYAMA, NEC Journal of Advanced Technology, Vol. 2, No. 3, August 18, 2005〕
*Up to 8 CPUs per node, manufactured in 90 nm Cu technology, 9 copper layers, bare chip packaging
*Up to 16 GB of memory per CPU, 128 GB in a single node
*Up to 512 GB/s bandwidth per node, 64 GB/s per CPU
*IXS Super-Switch between nodes, up to 512 nodes supported, 32 GB/s per node (16 GB/s for each direction)
*Air cooled
*Runs SUPER-UX, System V port, 4.3 BSD with enhancements for multinode systems; ease of use; support for new languages and standards; and operation improvements

抄文引用元・出典: フリー百科事典『 ウィキペディア(Wikipedia)
ウィキペディアで「NEC SX-8」の詳細全文を読む



スポンサード リンク
翻訳と辞書 : 翻訳のためのインターネットリソース

Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.